‹ Home / fpga

FPGA digest — 2026-05-23

TL;DR

• r/FPGA showed a resurgence in community activity with 12 posts in 24 hours, mostly on SystemVerilog practices and memory controllers.
• A novel approach emerged on BitNet b1.58: deliberately breaking DDR4 timing constraints on commercial DRAM to run inference inference models in-memory using FPGA control.
• Quantum hardware funding accelerates — $2 billion CHIPS Act allocation signals HW-first strategy, though utility validation remains the test.

Official / industry

AMD / Xilinx Newsroom

fetch failed — all candidates exhausted (HTTPSConnectionPool(host=’www.amd.com’, port=443): Read timed out. (read timeout=15))

Altera Newsroom

fetch failed — all candidates exhausted (HTTP 404)

Lattice Semiconductor Newsroom

fetch failed — all candidates exhausted (HTTP 403)

Microchip FPGA News

fetch failed — all candidates exhausted (HTTP 403)

Achronix News

no significant items

EE Times

• U.S. Quantum Bet Puts Hardware First, But Utility Remains the Test — $2 billion CHIPS Act backing quantum hardware across modalities (superconducting, trapped ion, photonic, neutral atoms). Focus shifts now to productizing applications and proving real-world utility. https://www.eetimes.com/u-s-quantum-bet-puts-hardware-first-but-utility-remains-the-test/ — quantum policy strategy, hardware investment cadence across competitive modalities.

Semiconductor Engineering

no significant items

Electronic Design

no significant items

EDN Network

no significant items

IEEE Spectrum — Semiconductors

no significant items

Open source / community

r/FPGA

• running BitNet b1.58 inside DRAM by intentionally breaking DDR4 timing rules — BitNet b1.58 inference on commercial DRAM by deliberately violating DDR4 timing constraints; custom FPGA memory controller; tested against published CaSA (cache-as-sram architecture), DRAM Bender, SimRA papers demonstrating the effect. https://www.reddit.com/r/FPGA/comments/1tlp2zj/running_bitnet_b158_inside_dram_by_intentionally/ — novel memory subsystem technique, grounded in academic characterization.
• Review request: PMOD to VGA Adapter (PYNQ-Z2) - schematic & design feedback? — Discrete 4-bit DAC ladders on PMOD + video timing from Z2; requesting early design review before fab. https://www.reddit.com/r/FPGA/comments/1tldxsa/review_request_pmod_to_vga_adapter_pynqz2/ — community design-review practice, adapter pattern reusability.
• Development boards to get started with HFT — College student exploring Ethernet on FPGA for high-frequency trading; seeking board recommendations and packet-sending first steps. https://www.reddit.com/r/FPGA/comments/1tla7m6/development_boards_to_get_started_with_hft/ — HFT market demand signal for FPGA + Ethernet learning resources.
• Calling All SystemVerilog / HDL Users: Help Us Understand Code Practices! — Federal University of Alagoas (UFAL) research: SystemVerilog / HDL code-practice survey targeting both experienced and junior developers. https://www.reddit.com/r/FPGA/comments/1tlh9p9/calling_all_systemverilog_hdl_users_help_us/ — academic research: HDL pedagogy, code-style adoption patterns.
• Roast my CV! — Junior candidate struggling to land internships/entry-level RTL/FPGA/firmware roles despite self-assessment. https://www.reddit.com/r/FPGA/comments/1tlc52r/roast_my_cv/ — job-market signal: entry-level barrier to FPGA roles remains high.
• MIG 4.2 UI mode simulation issues — Xilinx DDR3 controller + MIG UI mode exhibits failed writes after initial cycles; controller spec mismatch investigation. https://www.reddit.com/r/FPGA/comments/1tll4m5/mig_42_ui_mode_simulation_issues/ — memory-controller integration pain point, simulator behavior drift.
• Where to find EDA Playground simulation generated file? — File I/O from EDA Playground simulation; output file persistence question. https://www.reddit.com/r/FPGA/comments/1tlg8bm/where_to_find_eda_playground_simulation_generated/ — tool friction: online simulator file management.
• SystemVerilog arithmetic expression — VCS 2025 behavior discrepancy: fixed-width multiplication (2**32) * 20 yields expected result; (2**32) * 20.3 returns 0; floating-point rules query. https://www.reddit.com/r/FPGA/comments/1tlfet3/systemverilog_arithmetic_expression/ — language semantics gap: type promotion / fixed-to-float conversion.
• “Unconnected interface” error — Self-taught designer integrating OpenHW cv32e40x RISC-V core; compressed-instruction interface unused but causes elaboration error; seeking integration pattern. https://www.reddit.com/r/FPGA/comments/1tldlxl/unconnected_interface_error/ — integration friction: optional SystemVerilog interfaces, open-cores compat.
• Difference between '{16'd2, 16'd3, 16'd1, 16'd7} and {16'd2, 16'd3, 16'd1, 16'd7} — Array assignment syntax: apostrophe operator semantics in SystemVerilog; filter-tap assignment yields same result. https://www.reddit.com/r/FPGA/comments/1tkwapb/difference_between_16d2_16d3_16d1_16d7_and_16d2/ — language clarity: syntactic sugar equivalence not documented.
• [Project/Question] High school student here. Conceptualized a Top-K packet inspection engine and used AI to code it. Are these routed results normal in the industry? Is AI-assisted RTL/HLS the future? — High-school learner: AI-generated RTL for DDoS-mitigation packet-filter pipeline; seeking verification that routing results are normal; broader question on AI-assisted HDL adoption. https://www.reddit.com/r/FPGA/comments/1tl9gux/projectquestion_high_school_student_here/ — AI-assisted RTL trend: student-level adoption, validation concerns.

Hackaday — FPGA tag

no significant items

Hackster.io — FPGA

• Seeed Studio Goes Solid-State to Deliver Its Most Reliable Weather Station Yet: the SenseCAP S700-C — Radar + ultrasonic solid-state weather station; no moving parts. https://www.hackster.io/news/seeed-studio-goes-solid-state-to-deliver-its-most-reliable-weather-station-yet-the-sensecap-s700-c-f4f0a498b969 — embedded sensor system design, reliability trade-offs.
• Espressif Unveils The CoreBoard and the Korvo, Two New Dev Boards for Its Dual-Core ESP32-S31 — Dual-heterogeneous-core ESP32-S31 breakout boards; advanced IoT / edge ML. https://www.hackster.io/news/espressif-unveils-the-coreboard-and-the-korvo-two-new-dev-boards-for-its-dual-core-esp32-s31-ebe3358f826c — microcontroller + ML ecosystem; not FPGA-centric but relevant to edge acceleration market.
• M5Stack’s StopWatch Dev Kit Delivers an Espressif ESP32-S3R8 in a Multi-Function Watch Form Factor — 1.75″ AMOLED touchscreen watch with IMU/RTC/mic/speaker. https://www.hackster.io/news/m5stack-s-stopwatch-dev-kit-delivers-an-espressif-esp32-s3r8-in-a-multi-function-watch-form-factor-df2a4b7d2f34 — form-factor/integration; microcontroller trend, not FPGA.

YosysHQ blog + GitHub

no significant items

LiteX (Enjoy Digital)

no significant items

F4PGA

no significant items

ZipCPU blog

no significant items

Adam Taylor’s MicroZed Chronicles

no significant items

fpga4fun

no significant items

GitHub Trending — fpga

no significant items in the 24h window (existing trending repos show commits, but no new releases or announcements)

Signal worth watching

• BitNet on commodity DRAM via timing violations is an under-explored optimization surface. The technique is academically documented (DRAM Bender, CaSA, SimRA) but still rare in production FPGA designs. If this generalizes beyond BitNet inference (low precision, structured sparsity), it could shift how memory-bandwidth-bound FPGA accelerators are architected — moving away from external HBM or DDR3/4 refresh cycles and toward raw DRAM as a compute substrate.
• SystemVerilog language friction remains acute in the learning and integration pipeline. Three separate posts today hit HDL semantics gaps (arithmetic type promotion, array syntax, interface optionality) that would be one-liners in higher-level languages. The UFAL survey may surface whether this is a global pain point or regional — worth flagging for toolchain vendors if adoption is the bottleneck.
• Quantum hardware capex is now a government-backed category, but application-side risk remains. The $2B CHIPS Act allocation signals confidence in hardware modalities (superconducting, trapped-ion, photonic). FPGA plays a supporting role here: control electronics and classical co-processors. The near-term FPGA demand is therefore not quantum cores but quantum-control infrastructure.

Sources read